Job Description
Your Career
As a key member of the Technical Operations team, you will be responsible for driving development and supporting the launch of X86 hardware appliances, primarily with global contract manufacturing. You will work closely with cross-functional teams that include various development engineering teams (Electrical/Hardware, Mechanical, Compliance, Software, etc), operations teams (Test Engineering, Quality, Planning, Manufacturing Engineering, Component Engineering, Supply Base Management, Supply Chain Mgmt, etc.), and manufacturing partners. The ideal candidate will be able to drive programs at both a tactical & strategic level and have a blend of technical expertise & business acumen. Your efforts will result in cybersecurity products that provide industry-leading protection to our customers and outstanding business results for the company.
Your Impact
- Oversee and manage new product introduction for x86 hardware appliances
- Collaborate on product development with cross-functional teams, including Electrical Engineering, Software Engineering, Product Management, Mechanical Engineering, Hardware Validation, Test Engineering, Quality, Compliance, Manufacturing, Supply Chain Mgmt, etc.
- Ensure that quality and reliability objectives are met through hardware validation, manufacturing test, and release management
- Develop phase gate release criteria and enforce completion of hardware validation with buy-in from cross-functional team
- Ensure Order Fulfillment readiness for all new SKUs and FRUs by collaborating with Business Systems, Planning, Supply Chain, Repair & Failure Analysis Engineering, Service Logistics, etc.
- Facilitate the Design for Manufacturing (DFM) process with global contract manufacturer and printed circuit board fabrication
- Ensure the Design for Assembly (DFA) process meets objectives for cost, quality and speed
- Identify and mitigate risks through early engagement, bug tracking and cross-functional risk assessment
- Support the Test Engineering team in meeting Design for Test (DFT) objectives
- Facilitate DFMEA (Design Failure Mode and Effects Analysis) issue tracking and risk mitigation
- Make recommendations for risk buys based on product architecture and lead time analysis
- Identify cost-reduction opportunities through the development of should cost model and multi-sourcing
- Drive ECO (Engineering Change Order) and implement corrective actions
- Establish Traceability on components to trace the history, location and genealogy through multi-level BOM tracking
- Create schedules for hardware development and prototyping that align with software development schedule(s) to ensure a smooth transition into system integration
- Continuously improve the hardware product lifecycle through retrospectives and best practices
- Lead Post Ramp Qualification (PRQ) process for technical initiatives such as Hard Tooling and Optical Transceivers
- Provide technical guidance and mentorship to team members
Qualifications:
Your Experience
- 8+ years experience in product development and manufacturing environment
- Bachelor degree in an engineering discipline or equivalent experience or equivalent military experience required
- Proven experience managing cross-functional teams in NPI program management of x86 hardware platforms
- Knowledge of Printed Circuit Board Assembly (PCBA)
- Strong knowledge of product development processes, including Hardware Validation, DFMEA, Design for Test, Design for Manufacturing, and Design for Assembly
- Familiar with Design for Excellence tools such as Valor, Valydate, Test Expert, Jira and CAD
- Experience managing manufacturing processes and identifying cost-reduction opportunities
- Excellent communication and problem-solving skills
- Ability to work in a fast-paced environment and manage multiple projects simultaneously
- Strong project management skills, including risk assessment and schedule management
- Experience with contract negotiations and commercial discussions
- Excellent supplier and material management experience
- Demonstrated entrepreneurial approach to Operations management in an ambiguous fast-paced environment handling multiple projects in parallel
- Located in SF Bay area candidates, be in office 3 days/week
Additional Information
The Team
Our New Product Introduction Team has extensive Product Development and Program Management experience in the enterprise hardware industry. This team has a dedication to, and a consistent track record of, meeting Design for Excellence, Speed and Cost objectives. If you have a passion for and knowledge and experience with extensive end-to-end product development, manufacturing and supply chain, we want you!
Compensation Disclosure
The compensation offered for this position will depend on qualifications, experience, and work location. For candidates who receive an offer at the posted level, the starting base salary (for non-sales roles) or base salary + commission target (for sales/commissioned roles) is expected to be between $120000 - $193500/YR. The offered compensation may also include restricted stock units and a bonus. A description of our employee benefits may be found here .
Our Commitment
We’re problem solvers that take risks and challenge cybersecurity’s status quo. It’s simple: we can’t accomplish our mission without diverse teams innovating, together.
We are committed to providing reasonable accommodations for all qualified individuals with a disability. If you require assistance or accommodation due to a disability or special need, please contact us at .
Palo Alto Networks is an equal opportunity employer. We celebrate diversity in our workplace, and all qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or other legally protected characteristics.
All your information will be kept confidential according to EEO guidelines.
#J-18808-Ljbffr